The efficient representation and manipulation of a large number of paths in a Directed Acyclic Graph (DAG) requires the usage of special data structures that may become of exponential size with respect to the size of the graph. Several methodologies targeting Electronic Design Automation problems such as timing analysis, physical design, verification and testing involve path representation and necessary manipulation. Previous works proposed an encoding using Zero-suppressed Binary Decision Diagrams (ZDDs), which has been shown experimentally to cope well when representing structural or logical paths in VLSI circuits. However, it is well known that the ordering of the variables in a ZDD highly affects its size and, therefore, the efficiency of the methodologies utilizing these data structures. In this work, we show that using a reverse topological order for the ZDD variables bounds the number of nodes in the ZDD representing structural paths to the number of edges in the DAG considered, hence, making the ZDD size linear to the DAG's size. This result, supported here both theoretically and experimentally, is very important as it can render methodologies with questionable scalability applicable to larger industrial designs. We demonstrate the applicability of the proposed variable ordering in one such methodology which utilizes ZDDs to grade the Path Delay Fault coverage of a given test set.
Introduction
Theoretic approaches that use graphs, mathematical structures representing relationships using vertices and edges [18] , have been used to solve problems in a plethora of scientific disciplines. From linguistics to biology and from sociology to software development all kind of problems have been mapped into graphs and solved using graph the-oretic algorithms. Problems such as pattern matching for DNA sequences [47] , speech recognition [27] , data mining [21] , identifying dependencies in programming language compilers [45] , finding the optimal route in a communication [9] or transportation [19] network, logic synthesis of electronic circuits [12] , among others, require path representation and manipulation.
A special case of such graphs, with important significance, is the Directed Acyclic Graph (DAGs) whose edges are unidirectional and no loops are allowed within the structure. While DAGs are restricted graphs, many algorithms have been developed based on them, (or on some variation), finding many applications in science and engineering. A number of problems using DAGs deal with the identification, representation, traversal and/or enumeration of the graph paths. In the general case, the number of paths in a DAG can be exponential to the number of vertices in the graph As a result, both the data structure used and the algorithms developed should be chosen carefully in order to keep the computational effort manageable (i.e., not requiring prohibitively large memory space). In essence, the potentially large number of paths in, even medium sized DAGs, does not permit the usage of any kind of path-enumerative steps in these algorithms.
In traditional VLSI design, DAGs have been extensively used for representing circuit netlists and physical design layouts. In the area of Electronic Design Automation (EDA) the usage of DAGs has been extended to include logic synthesis, module dependencies identification, timing analysis, design verification, post-manufacturing testing, among others [46] . Many of the proposed methodologies targeting these problems involve the graph's paths and corresponding operations on them such as path matching [1, 29] , identifying paths with specific size [3, 38] , identifying path overlap [33] , union and intersection on path sets [7] , etc.
A number of previous works considering applications in EDA [8, 25, 30, 32, 36, 40, 44] have shown that paths can be represented compactly using Zero-Suppressed Ordered Binary Decision Diagrams (ZDDs) [31] , a variant of Binary Decision Diagrams [6] . This representation is very important since the performance of the basic operations on a ZDD is linear to its size. Hence, the majority of the problems mentioned here can be efficiently solved, considering the ZDD-based representation of the paths rather than the traditional DAG representing the circuit's netlist. However, these works do not address explicitly, nor adequately, the issue of the ZDD size which depends on the order of its variables. The importance of using ZDDs for efficient representation of paths in a graph is discussed in [23] where the author proposed a solution where the ZDD representing the paths in a DAG has the same "shape" as the DAG itself. In the same work, an algorithm for efficient path representation for general graphs is proposed (as the solution to exercise 225, later named SIMPATH) but with no theoretical result bounding the ZDD size. The work in [22] implements SIMPATH and provides experimental data which demonstrate non-linear size for the obtained ZDD. More importantly, the algorithm cannot be trivially extended to directed graphs, which is what it is considered in this work.
In this work we prove that the space requirement (i.e., number of ZDD nodes) of a ZDD representing all paths in a DAG is linear to the number of DAG vertices, when a reverse topological order on the ZDD's variables is considered. In this context, the netlist of a fully-scanned or combinational circuit is used as the input corresponding to the DAG. For the path representation the non-enumerative mapping proposed in [36] is employed. A theoretical analysis examines the effect of the topological variable ordering on the ZDD size. Our analysis concludes that the reverse topological order produces ZDDs with size equal to the number of the circuit's lines, for the mapping considered. The theoretical findings are also experimentally validated by building all paths for benchmark circuits (including several path-intensive ones) under four different orderings in order to demonstrate the impact of the proposed variable ordering. Preliminary evidence of the proposed variable order as well as preliminary experimental results have been presented in [34] . In this work we provide a complete theoretical analysis of the problem examined. Moreover, we present new experimental results that demonstrate that the proposed static ordering method is superior to a dynamic approach. Finally, one of the numerous possible applications of the presented theoretical result, that of Path Delay Fault (PDF) test grading, is used to demonstrate the impact of the proposed variable ordering on the method of [36] and its later extension in [25] .
The rest of the paper is organized as follows. Section 2 describes previous work for path and PDF representation as well as the path mapping considered in this work. Section 3 gives the path construction algorithm and shows that the representation requires linear, to the input DAG size, space when considering reverse topological variable order. Section 4 presents and discusses the obtained experimental results and corresponding findings. Section 5 demonstrates how PDF grading benefits from using the proposed ordering while Section 6 concludes the paper.
Preliminaries and Related Work

ZDD-based Path Representation
Zero-Suppressed Ordered Binary Decision Diagrams (ZDDs) are graphical representations of Boolean functions where a node corresponds to a boolean variable and an outgoing node edge corresponds to a 0 or 1 decision for the variable. They are ordered/levelized diagrams, and their shape and size depends on the ordering of the variables which dictates which variable corresponds to each level in the diagram. They obey specific decomposition and reduction rules which make them compact and unique, given a specific variable order. ZDDs in particular are ideal for representing sparse binary combinational sets, since they are based on the underlying decomposition rule that 0 values in a combination can be often suppressed which means that no corresponding node is necessary. For an in-depth discussion on these well known diagrams, the reader is referred to [6, 31] .
In [36] a circuit structural path is encoded in a ZDD as a binary combination. A structural path is a complete I/O path, comprised of consecutive circuit interconnection lines. The encoding considers one ZDD variable per circuit line. For each variable, one or more nodes may exist at the same level in the ZDD. Each node has two children (corresponding to the two possible decisions) reached by a 0-edge or a 1-edge. Following a path in the ZDD an outgoing 1-edge from a node means that the variable corresponding to the node exists (=1) in the combination. A 0-edge means that the corresponding variable does not exist (=0) in the combination. A path in the ZDD ending at the 1-terminal node represents a variable combination (also known as ZDD minterm).
As an example, consider the circuit in Fig. 1a with its corresponding DAG in Fig. 1b and possible corresponding ZDDs in Fig. 2 . A vertex v i in the DAG in Fig. 1b corresponds to the circuit line i in Fig. 1. Figure 2 shows two possible ZDDs for the DAG in Fig. 1b , each using a different variable ordering. Both ZDDs have exactly 17 levels (one per DAG vertex). The ordering of the variables is shown on the left of each ZDD. A reverse topological order is used in Fig. 2a and a BFS-based order is used in Fig. 2b . Dashed lines correspond to 0-edges and solid lines to 1-edges. The square nodes correspond to the root (top), 1-terminal, and 0-terminal nodes. A path starting at the root node and ending at the 1-terminal is a representation of a structural path in the circuit. For example, consider the shaded path of Fig. 2a which corresponds to the path 4-9-10-12-14-16 marked by dashed lines in Fig. 1a . The outgoing 0-edges from the ZDD nodes for variables v 17 and v 7 in the shaded path indicate that lines 17 and 7 are off-path. The remaining off-path lines are implied as a suppressed node in a ZDD implies that the corresponding variable assumes the 0 value. Observe that, for the same path in a ZDD with different variable order (such as that in Fig. 2b ) different variables may be suppressed or explicitly represented with outgoing 0-edges. In this particular example, variables v 1 , v 2 and v 3 are explicitly set to 0. A more detailed discussion on the impact of variable ordering in ZDDs is presented in Section 2.2.
The algorithm used to built the ZDD for all paths is presented in Section 3, and it utilizes standard ZDD operations to perform basic combinational set theoretic operations, such as Union, Intersection, etc. Table 1 lists the basic ZDD operations and functions used in this work as well as other relevant operations that can be used in applications of the proposed method. With Z i we denote a ZDD and with r a ZDD variable.
For example, if ZDD Union is applied between two ZDDs Z 1 and Z 2 , each representing a set of paths, a new set of paths is created which includes all the paths in either Z 1 , Z 2 , without any path duplication. Union is performed in a non-enumerative manner with respect to the paths. The same holds for many other set operations (including all listed in Table 1 ). This property makes ZDDs very attractive as several operations can be efficiently performed in time linear to the ZDD size.
The work of [25] proposed a more compact path representation compared to the one in [36] . Specifically, [25] shows that all paths can be represented using one ZDD variable per primary input and one ZDD variable per circuit branch line (referred to as primary lines). This approach is suitable for the PDF test grading problem and it constructs ZDDs with smaller size that those in [36] . However, since the entire paths are not kept in the structure, its applicability to other problems such that of [33] is not guaranteed. In Section 4 we consider both mappings (i.e, [36] and [25] ) for representing all structural paths and for PDF grading. In order to underline the generality of the proposed approach the remaining of this paper considers standard DAGs and, therefore, the complete path encoding of [36] is used.
The Variable Ordering Challenge
A known problem that limits the usage of Reduced Ordered Binary Decision Diagrams (BDDs) is their sensitivity on the variable ordering which can highly affect their size. ZDDs are not an exception to this. Figure 2 To ensure an efficient variable ordering for the construction of BDDs (and their variants), previous work has followed two different directions. Static approaches order the variable set prior to the construction of the BDD whereas dynamic approaches allow for ordering changes (re-ordering) during the construction of the BDD when specific conditions are met (e.g. size increase above a threshold).
Static ordering is in the general case less time and resource consuming and has been preferred for this in a number of previous works, [4, 16] among many others. Due to their small computational effort static techniques are widely used and thoroughly explored. The work of [10] summarizes and compares some of the most effective static approaches.
On the other hand, dynamic approaches (also known as dynamic reordering) may lead to more efficient representations, where their application is not computationally prohibitive as their complexity is known to be NP-complete [5] . The numerous heuristics that follow the dynamic approach have been shown to work well for specific problems although they still remain resource demanding for large input instances [11, 35, 37, 39] . Another reordering approach, mainly motivated by problems encountered in logic synthesis, tries to optimize the BDD size after its construction (see [13, 15, 20] among others). While many reordering approaches have been previously proposed with considerable reduction in the size of the obtained BDD, they cannot control the size of the BDD during construction and may result in irreversible size increase. The comprehensive work of [14] summarizes these ordering approaches providing appropriate comparisons.
The BDD ordering techniques have been used in the vast majority of the works for ZDDs. The works in [21] and [24] attempt to incorporate concepts from BDD variable ordering to ZDDs, both specific to the problem they examine. None of these two methods provide an upper bound of the size of the obtained ZDD. Specifically, [21] proposes a good variable order for frequent itemsets used in data mining with very good improvements over the previously used approaches, yet its applicability is limited to the problem considered. The approach of [24] is also specific to the examined problem of path delay fault coverage calculation for digital circuits. As this work also uses the PDF coverage problem to demonstrate the effectiveness of the proposed theory, we have included appropriate discussion and experimentation in Section 4.
Path Representation Using Linear Sized ZDDs
This section firstly describes the basic steps of the ZDD-based representation of the paths of a given DAG (Section 3.1). Then it presents reasoning proving that, when using the proposed variable order, the ZDD size is linear to the size of the initial DAG (Section 3.2). The proposed ordering for the variables of the ZDD to be constructed is taken based on the reverse topological order of the DAG's vertices. For the reverse topological order each vertex in the DAG has higher order than any of its predecessor vertices. The standard (not reverse) topological order can be used with the same final memory requirements (but not the same peak memory requirements). We propose the reverse topological order for two reasons: (a) the ZDD is constructed faster, and (b) the number of intermediate nodes is constant and smaller than the standard topological order.
All-path ZDD Construction
The proposed algorithm performs a topological traversal of the DAG and creates a ZDD per DAG vertex. The ZDD at a vertex represents all the path segments up to the vertex, starting from all vertices with no incoming edges (0 indegree). The final ZDD is then obtained by unifying all ZDDs of the ending vertices (0 out-degree) into a single ZDD.
The algorithm given in Fig. 3 outlines the basic steps of the all-path construction algorithm we use in this work. The algorithm follows similar principles as those used in [36] which constructs logical paths instead of structural paths which are considered here. While a structural path refers only to the sequence of interconnection lines in a circuit, a logical path refers to a structural path with a logic value transition (rising or falling) initiated at the path's source (primary input). A PDF models a delayed propagation of the transition of the logical path. The algorithm input is a DAG with its set of vertices V and its set of edges E. In lines 01-02 one ZDD variable per DAG edge is created and all variables are ordered statically.
Then, the DAG is traversed in a topological manner and a ZDD is formed at each vertex using two basic ZDD operations i.e., ZDD Union and ZDD Change (lines 03-09). Traversing the DAG topologically is crucial in order to ensure that each vertex is processed after all its predecessors have been processed. This can be implemented either in a dynamic fashion using queues or following a static pre-sorting of the DAG's vertices (line 03). To distinguish between a DAG vertex and its corresponding ZDD variable, we denote the former by v i and the latter When the underlying DAG represents a combinational circuit netlist, the size of the all-paths ZDD can be optimized by reducing the number of ZDD variables; vertices corresponding to branch lines in the circuit can be excluded from the encoding without any impact on the correctness of the representation. Furthermore, when using ZDDs for the PDF fault grading problem, the algorithm in Fig. 3 can be easily modified to consider the mapping of [25] which uses ZDD variables only for primary input and branch lines. Our analysis in the next subsection on the number of necessary ZDD nodes is given based on the generated encoding of the paths using distinct ZDD variables for each vertex in the DAG, and it holds for both the aforementioned variable optimization encodings.
Optimality of the Proposed Variable Ordering for Linear-sized All-Path ZDDs
In the rest of this section we show that the algorithm in Fig. 3 produces a ZDD of linear size with respect to the size of the DAG whose paths are to be represented. To show this, we provide analytical evidence that the basic ZDD operations used in the process of Fig. 3 do not increase the ZDD size (in terms of nodes) beyond the DAG size plus one, when its variable ordering follows a reverse topological order on the DAG vertices. The optimality of the proposed ordering is then proven based on the observation that each DAG vertex is processed only once.
Before discussing the proof, we present the outline of the two basic ZDD operations considered here, in Fig. 4 together with the ZDD Getnode() operation necessary for the realization of the other two. At this point it is necessary to clarify the difference between a ZDD variable and a ZDD node. A node is a vertex with two possible children (one reached via the 0-edge and one via the 1-edge). A node corresponds to a ZDD variable which represents a problem's attribute, in our case a DAG's vertex. While there is a one-to-one relationship between a ZDD variable and a DAG vertex, there is a many-to-one relationship between a ZDD node and a ZDD variable. In other words, there may be more than one nodes corresponding to the same variable (siblings) since each sibling's children may be different. For the operations in Fig. 4 , P .top refers to the top node of ZDD P ; P 0 and P 1 point to the subdiagrams with root at the 0-edge and 1-edge children nodes of P , respectively. Comparisons are done considering the variable ordering (e.g., P .top > var means that the variable corresponding to node P .top is of higher order than var). A ZDD node with higher order appears below nodes with lower order in the diagram. 1 We begin the proof with some observations from the algorithms in Fig. 4 .
Definition 1 A path in a DAG G(V , E)
is a combination of consecutive edges p ⊂ E starting from a vertex s ∈ V and ending at a vertex d ∈ V such that s has 0 in-degree and d has 0 out-degree. Fig. 3 ).
Corollary 1 The ZDD representing all paths (according to Definition 1) in a DAG is constructed by traversing the graph following a topological order on its vertices (line 04 of the algorithm of
Corollary 2 During the path construction process, a ZDD Change() operation is called exactly once for each variable of the ZDD (line 09 of the algorithm of Fig. 3).
Definition 2 A reverse topological order of the variables of a ZDD representing a DAG's paths is a numbering of the ZDD variables obtained by following a topological visiting of the DAG's vertices where each variable is numbered in a decreasing order as the vertices are visited.
Considering the DAG in Fig. 1b, a 3 , r 2 , r 1 following the convention used in the algorithm in Fig. 3 .
The ZDD Getnode() operation (described in Fig. 4a ) accepts as inputs a variable top and two sub-graphs P 0 and P 1 . It returns a node P corresponding to top and with P 0 and P 1 connected to its 0-edge and 1-edge, respectively. All nodes are kept to a structure called unique table where no node (corresponding to the same variable with the same children) exists twice. Analyzing the ZDD Getnode() operation we identify two possibilities: (i) such a ZDD node exists, no new node is created and P is identical to that node, and (ii) such ZDD node does not exist and P is created and added to the unique In practice, the variable augmentation is achieved by placing the node corresponding to variable var on top of all variables of ZDD P . Since, by definition, all the paths of P pass (originate) from the root node of a ZDD, placing the new node above the root adds var to all paths of P . A different variable ordering where the order of var was somewhere in between the root and the terminal nodes could have enforced the duplication of var (creation of more nodes corresponding to var) in order to make sure that all the paths include var. We illustrate this case in Fig. 5 . In Fig. 5b the new variable (var) has lower order than the top node (r 8 < r 9 ) and, hence, it is placed on top of the existing ZDD (initially shown in Fig. 5a ) connected through its 1-edge to the existing ZDD (P ) and through its 0-edge to the 0-terminal node, without disturbing the existing structure. This is exactly what happens in every call of ZDD Change() when the ZDD variables are ordered in the proposed ordering. On the contrary, in Fig. 5c the new variable has higher order than the top node of the ZDD (r 11 > r 9 ). In order to preserve the correct ordering of the variables (the new variable should be placed between levels r 10 and r 12 ), two new nodes are created corresponding to variable r 11 , shown in the dashed ellipse. This case is very usual in variable ordering other than the proposed and is the reason for the large size of the ZDDs shown in Section 4 for the other orderings considered. For the standard (not reverse) topological variable ordering, the new variable should be placed on the lowest level (just above 1-terminal node). While this will eventually add only a single node to the ZDD, the recursive approach of ZDD Change() (last line in Fig. 4b ) will significantly affect the runtime of this step and, consequently, of the entire approach. Fig. 3 The ZDD Union() operation takes as operands two ZDD P and Q and gives as output a ZDD containing all unique paths in P and Q. Observe that, ZDD Union() is a recursive process where the ZDD Getnode() function can be called at Proof Let Z i = P and Z j = Q based on the description of Fig. 4c . Without loss of generality, let the outcome of the ZDD Union() be assigned to a ZDD other than Z i , let that be F . Analyzing the process in Fig. 4c we identify 6 different cases based on the relationship between P and Q each of which corresponds to a line in the corresponding pseudocode. The lemma holds for the first three cases, i.e., P or Q equal to zero and P = Q in a straightforward manner as it returns existing ZDDs (either P or Q) which ensures no new node is created. The last case (P .top == Q.top) implies at least two nodes corresponding to the same variable. Since from Lemma 1 the ZDD Change() operation creates exactly one node each time it is called and because it is called only once for each DAG vertex (Corollary 2), we will consider this case only if the remaining two cases can create multiple nodes per variable. The two remaining cases (P .top < Q.top and P .top > Q.top) are symmetrical and, thus, without loss of generality we consider only the first. Both P and Q have been created by a prior call of the ZDD Change() operation and, hence, from Corollary 4 P 0 and Q 0 point to the 0-terminal node. Thus, the call of ZDD Getnode() returns F with root node F .top corresponding to the same variable as P .top, P 1 connected to its 1-edge and Q connected to its 0-edge. The latter occurs because the inline ZDD Union() operation returns Q since P 0 = 0 (case P == 0). F has exactly the same number of nodes as that in both P and Q, with its new node F .top replacing P .top and corresponding exactly to the same variable. According to the path construction process (Fig. 3 ) a ZDD Union() operation takes place at the incoming edges of a DAG's vertex. By definition, P .top can only correspond to the incoming edges of one vertex (that corresponding to F ). Hence, P .top will never be used again in the remaining steps of the process and can be immediately deleted from the unique table. Therefore, the size of the unique table is not changed because of the ZDD Union() call, and the lemma follows.
Corollary 4 When the algorithm of
We illustrate this step with an example (Fig. 6) considering the DAG in Fig. 1b . The example demonstrates the execution of the process for the construction of the path segments up to vertex v 8 . "Line 3" and "Line 1" correspond to ZDDs for the two source vertices v 3 and v 1 , respectively. When vertex v 6 is to be added, a ZDD Change() operation is applied giving the ZDD named "Sub 3-6". Next, a ZDD Union() is applied between ZDDs "Line 1" and "Sub 3-6" in order to construct a new ZDD that holds both path segments 1 and 3-6 (line 08 in Fig. 3 ). After this ZDD Union() step (ZDD shown in bold) a new node n6 2 for variable r 6 is created in order to accommodate these two path segments and keep 3-6 intact for further reference. However, 3-6 will not be used by the ZDD construction algorithm in the following iterations (only used for circuit line 8), and n6 1 can, hence, be released. Indeed, the next ZDD Change() adds a new node n8 for vertex v 8 which is connected to the new node for variable r 6 (n6 2) and contains the correct path segments to be augmented with v 8 . ZDD "Sub 1-8, 3-6-8" contains path segments 1-8 and 3-6-8.
So, as an intermediate result, the process may produce an extra node after a pairwise ZDD Union() which, however, can be immediately discarded. In the case where all edges of the DAG correspond to primary lines (source vertices and vertices with out-degree > 1) as described in [26] , the number of these intermediate nodes is two. The reason is because both P and Q have 0-edge that do not point to the terminal 0 as they have not been created using a ZDD Change() but a ZDD Union() operation instead. The proof for this is similar to that of Lemma 2. The following two lemmata refer to the last step of the process of Fig. 3 (lines 11-12 ) which merges the ZDDs of the vertices of the DAG with 0 out-degree. Fig. 3 are performed along DAG vertices that can be sorted in a monotonically descending order of their corresponding ZDD variables.
Lemma 3 The iterative calls of ZDD Union() in line 12 of the process of
Proof The calls of the ZDD Union() are done along vertices of the DAG with 0 out-degree. Since these vertices are not connected to each other and by definition of the topological order, their relative order does not disturb the topological order. Hence, the order of the corresponding variables can be arbitrary and, thus, can be chosen to be a descending one with respect to the order that the vertices are visited. Since, no two vertices of the DAG can correspond to the same ZDD variable this order is also monotonic and the lemma follows. Fig. 3 do not create new ZDD nodes.
Lemma 4 The iterative calls of ZDD Union(P , Z i ) in lines 11-12 of the process of
Proof According to Lemma 3 the top node of Z i has lower order than the top node of P since P has been constructed at a previous iteration of the loop which iterates along the ZDDs corresponding to 0 out-degree vertices of the DAG. This implies that for each such call of the ZDD Union() operation P .top > Z i .top (fifth case in the Fig. 4c ). The call of ZDD Union() within the ZDD Getnode() returns P since Z i0 was constructed with a ZDD Change() operation and from Corollary 4 points to the 0-terminal node. Hence, ZDD Union() returns a new ZDD, let that be R with R.top corresponding to the variable of Z i .top, R 0 = P and R 1 = Z i1 . R.top is a new node corresponding to the variable of Z i .top and pointing to existing nodes i.e., P and Z i1 . Similarly to Lemma 2, R.top can fully replace Z i .top in the unique table since Z i .top will never be used in the future and, since its children are existing nodes, the lemma follows.
Summarizing the observations above we can now conclude on the size of the ZDD constructed by the path representation process by considering the proposed reverse topological order on the ZDD variables. Fig. 3 ) and under a reverse topological variable order, the resulting ZDD has exactly the same number of nodes as the vertices in the DAG.
Theorem 1 When a ZDD representing all paths in a DAG is constructed using a topological traversal on the DAG's vertices (as shown in
Proof The path construction process of Fig. 3 uses a topological traversal on the DAG vertices (Corollary 1) and its only two steps that manipulate a ZDD uses the ZDD Union() and ZDD Change() operations of Fig. 4 . From Corollary 2 a ZDD Change() operation is called one time for each DAG vertex and from Lemma 1 each such call creates exactly one new ZDD node. According to Lemma 2, ZDD Union() creates a new ZDD node that can immediately replace another node that corresponds to the same DAG vertex. From Lemma 4, the final iterative call of the ZDD Union() on the vertices of the DAG with 0 outdegree does not add any new nodes to the ZDD. Thus, in the final ZDD exactly one node per DAG vertex exists and the theorem follows.
Experimental Results
The proposed method was implemented in C++ language using the decision diagram package of [43] (for all ZDD related operations), and run on a 64-bit 1GHZ SunBlade 2500 workstation with 32 GB of memory. For all the experiments, the DAGs considered were derived from the netlists of the digital circuits in the IWLS benchmark suite. We report results only for circuits with more than one million paths. Table 2 reports results when all the structural paths of each circuit considered are represented using a single ZDD.
The process of Fig. 3 has been used considering the mapping in [36] . Column 2 reports the number of paths in the circuit as obtained by the ZDD structure. These numbers are very easily obtained since counting the number of paths in a ZDD is linear to its size. Column 3 lists the number of DAG vertices, which correspond to the number of circuit lines. Column 4 reports the number of peak ZDD nodes for the representation, when the proposed reverse topological order of the ZDD variables is used (results related to the proposed ordering are shown in bold in Column 4 in Tables 2-5) . Column 5 reports the respective numbers when the topological order is used, instead. As expected, for all circuits examined the numbers reported for both these orderings are equal to the number of the DAG vertices as proven in Section 3.2. Recall that while the two orders require the same number of nodes for the representation, the latter requires significantly more time (see also the results in Table 3 ). Columns 6 and 7 report the number of nodes required under a BFS order and a random order of the ZDD variables, respectively. Columns 8, 9, and 10 report the increase on the size of the ZDD (compared to the proposed order) for the three alternative static ordering methods. Obviously, the topological orders are by far the best options. Entries marked with * represent cases that the execution has been terminated after 18 hours. This termination condition also affects the case of using a topological traversal for benchmark b18. Although, theoretically the size of the ZDD is equal to that of the proposed order, it could not be verified experimentally as the execution time exceeded the pre-defined threshold of 18 h. Table 3 reports the corresponding CPU time (in seconds) needed for the path representation using ZDDs for the same circuits and variable orderings (Columns 4, 5, 6 and 7) as those in Table 2 . Columns 8, 9 and 10 list the relevant increases in CPU time. The main observation is that for all ordering methods the algorithm needs considerable time to execute except for the reverse topological ordering. Even for the standard topological ordering where the size of the ZDD is the same as in the case of the reverse topological ordering, the execution time becomes much higher (on average 2800x slower). The reason is that for the reverse topological order the new node is placed on top of the existing ZDD while for the standard topological order the new node has to traverse the entire diagram (from its root to the 1-terminal node) in order to be consistent with the ordered considered. Section 3.2 provides the detailed explanation and an example after Lemma 1. Although not prohibitive for several cases, using the standard topological ordering has no benefit at all over using the reverse topological one.
Since previous works on BDD variable ordering suggest the usage of dynamic reordering techniques to cope with the size of the diagram, we investigate whether a dynamic reordering of the variables [11, 35, 37, 39] may help in canceling the high memory/time requirements of the other ordering methods. While in Section 3.2 we have given a theoretical proof of the optimality of the proposed ordering, successful dynamic reordering of the variables could potentially weaken its impact. Since all the previously proposed dynamic reordering techniques are heuristics, we approach this issue experimentally. Tables 4 and 5 report the same results as Tables 2 and 3 respectively, but this time with dynamic reordering enabled. For this experimentation the popular dynamic reordering technique of [39] is used as implemented in the CUDD package [43] . Columns 4, 5, 6 and 7 report the resource requirements (peak ZDD nodes in Table 4 and CPU times in Table 5 ) when dynamic reordering is enabled. The initial variable ordering in each case follows the static ordering considered in the previous tables. Columns 8, 9, 10 and 11 report the decrease in peak ZDD nodes for each case, when compared to the required peak nodes of the static ordering approaches (columns 4-7 of Table 2 ). For example, consider circuit s38584. When dynamic reordering is enabled the node count for the BFS ordering is reduced to 0.4x of the nodes required when a purely static ordering approach is used. This is calculated by comparing the 257815 nodes required when BFS ordering is applied without dynamic reordering enabled (Column 6 of Table 2 ) with the 102766 nodes required when dynamic reordering was enabled Table 4 ). Of course this is done in the expense of CPU time which is increased by 78% (Column 9 of Table 5 ) with respect to the BFS ordering without the dynamic reordering. Entries with * denote that the comparison is not possible as the execution takes excessive CPU time, meeting the termination condition of 18 h. The obvious finding from this investigation is that dynamic reordering increases the execution times considerably. In all reported cases the execution time is higher than the time required for the corresponding static variable ordering approaches. For the BFS and Random orderings the node counts are decreased, for some cases significantly, with dynamic reordering. This shows effective exploitation of the extra CPU time, although in all cases the obtained node counts are much higher that those obtained using the proposed optimal static reverse topological order. For example, for s38584, the node count using the random variable ordering is 33 times smaller when dynamic reordering is enabled. Nevertheless, this gives a peak node count of 254318 which is 6.6 times larger than the node count when the reverse topological order is used without dynamic reordering. Dynamic reordering manages to match the optimal order only for circuits c1355 and c6288, when an initial BFS order is used. Note that dynamic reordering increases the CPU time even in the case of the optimal ordering which is attributed to the extra condition checks performed by dynamic reordering (even when no reordering is actually performed). Finally, dynamic reordering negatively affects the standard topological ordering for both metrics. While the CPU time needed is increased as in all cases, the node count does not decrease, on the contrary, in many cases it increases considerably.
Application to Path Delay Fault Grading
Previous work on path representation in digital circuits has been developed in relation to the Path Delay Fault (PDF) model [42] , where a fault is a logical circuit path modeled as a delayed transition across a structural path. Several related problems have been investigated, for the PDF model including PDF simulation (or grading) [2, 17, 24, 28, 36, 41] .
Path enumerative methods are inherently problematic for this problem due to the large number of paths in a circuit, while the early non-enumerative methods give only a pessimistic estimation of the fault coverage [2] . The first work that proposed an exact methodology for PDF fault coverage calculation used a special data structure called path-status graph [17] . This data structure can become of exponential size with respect to the size of the circuit considered. [36] also proposed an exact algorithm using ZDDs. While the latter method can, in the worst case, result in an exponentially large structure, in practice ZDDs have been shown to cope well when representing paths. A preliminary experimental study investigating the size of ZDDs when representing paths under different ZDD variable orderings was performed in [24] . Yet, none of the existing works addresses the complexity and optimality of the variable ordering.
In this section we consider the PDF grading problem i.e., the exact calculation of the fault coverage of a test set with respect to the PDF model, when ZDDs are used under the proposed optimal variable ordering. For every structural path 2 PDFs are modeled, one with a rising and one with a falling transition in the path's input. A valid test for a PDF is a pair of input vectors (t 1 , t 2 ) that excites the associated transition at the first node of the PDF (primary input or scan chain element) and allows its propagation to an observable point (either primary output or scan chain element). Tests may consider different sensitization conditions for the circuit lines affecting the propagation, namely the lines that are side inputs to the gates and are not on the considered path. As an example of the problem and its representation using ZDDs consider Fig. 7 . In Fig. 7a in the ZDD in Fig. 7e , the coverage for the test set {P1, P2} is 5/18. The interested reader is referred to the work of [36] for a detailed description and analysis of this methodology, which is not the purpose of this work. Next, we show results related to the PDF test grading problem, as outlined above. In order to fully exercise the capabilities and the possible limitations of the proposed variable ordering we consider (as in [25] ) the representation of all possible PDFs in a circuit i.e. achieving 100% fault coverage (existing test sets report smaller coverage). 2 Thus, in this experimentation we emulated fault simulation by considering a random number of detected faults (PDFs) at each iteration of the algorithm, which corresponds to the fault simulation of a single test (vector pair). Table 6 lists the ZDD node count for the two different mappings described in Section 2.1. For all circuits the number of PDFs represented is twice the number of structural paths (reported under Column 2). Columns 3-6 consider the more compacted mapping of [25] where a ZDD variable is created only per primary input and per branch (primary lines). Columns 7-10 consider the more generic mapping of [36] where each variable in the ZDD corresponds to a line in the circuit. For each case final and peak node numbers are reported. Final refers to the number of nodes in the final 
